Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Lock detection circuit in adpll

Status
Not open for further replies.

tv123

Junior Member level 3
Joined
Mar 16, 2015
Messages
27
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
162
Anybody pls explain the importance of a lock detector circuit in a digital pll
 

jt_eaton

Member level 4
Joined
Aug 26, 2012
Messages
72
Helped
20
Reputation
40
Reaction score
19
Trophy points
1,288
Location
Vancouver, Wa USA
Activity points
1,779
Its not important at all.

It is supposed to tell you when the PLL is close enough to its target frequency that you can safely switch over and start using it for your clock. The problem is that there are many ways to create this signal and not all of them operate properly under all use cases. You really want to filter this signal and let your cpu read it as a status bit before it switches the clocks.

John Eaton
 
  • Like
Reactions: tv123

    tv123

    Points: 2
    Helpful Answer Positive Rating

SunnySkyguy

Advanced Member level 5
Joined
Sep 26, 2007
Messages
6,743
Helped
1,675
Reputation
3,348
Reaction score
1,644
Trophy points
1,413
Location
Richmond Hill, ON, Canada
Activity points
50,732
Capture time increases as SNR decreases among other design factors, so predicting when locked when switching often requires a lock detector.
If signal drops out due to fading loss, lock detector is needed. If using simple PLL synthesis with clean signals, it may not be needed except for fault detection reasons.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top