Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

list of ordered sets in pci express

Status
Not open for further replies.

buenos

Advanced Member level 3
Joined
Oct 24, 2005
Messages
957
Helped
40
Reputation
82
Reaction score
21
Trophy points
1,298
Location
Sunnyvale, California, USA
Activity points
9,084
hi

i would need a list of possible ordered sets in pci express protocol.
the pcie standard doesnt seem to list them, they mention one or another in different chapters.
I have no link in a x1 connection on my prototype board, and all I get is a K28.5-D16.2 transmitted in both directions continously. This does not look like a TS1/2 training Oset nor an electrical idle Oset, its just two 8b10b encoded charaters.
 

icecity

Newbie level 1
Joined
Jul 7, 2010
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Shanghai
Activity points
1,284
pcie(1.0/1.0a/1.1) TS1/TS2, EIDL, FTS, SKIP, Compliance Pattern
pcie(2.0-) adding EIEOS

K28.5-D10.2 is Compliance sequence, I don't know what does K28.5-D16.2 mean.

good luck
 

buenos

Advanced Member level 3
Joined
Oct 24, 2005
Messages
957
Helped
40
Reputation
82
Reaction score
21
Trophy points
1,298
Location
Sunnyvale, California, USA
Activity points
9,084
hi

thanks.
actually it was a modified pcie protocol used by intel ethernet phys. we changed something in the software, then it started working. still dont know what the character sequence meant, intel didnt provide this information, even after asking them.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top