Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

list all the standard cell of the library using Design Compile

Status
Not open for further replies.

Haider Muhi Abbas

Newbie level 2
Joined
Jun 10, 2015
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
15
I want to list all the standard cell of the library using Design Compile?

I used prefer command but still there is some cells rather than NAND2X0 in the design
so I think I need to use
set_dont_use

but I have to know the list of cells of 90nm from Synopsis

is there command to list that or I have to find them in the manual?

Thanks,
Haider
 

jbeniston

Advanced Member level 1
Joined
May 5, 2005
Messages
462
Helped
105
Reputation
212
Reaction score
72
Trophy points
1,308
Activity points
3,364
You can use the report_lib command.

Type 'man report_lib' for help.

But why do you only want NAND2X0 cells? That would be terrible...
 

Haider Muhi Abbas

Newbie level 2
Joined
Jun 10, 2015
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
15
You can use the report_lib command.

Type 'man report_lib' for help.

But why do you only want NAND2X0 cells? That would be terrible...

I want to use only NAND gate it is ok if NAND2X1 or NAND3...

I want to avoid using NOR or OR these with series pull-up transistors.

the reason why I want this is seeking for simplicity to measure path delay from gate level delays while OR-gates have stacking effect.

so I want to find the critical path in gate level in simplest representation then I need this in my work...

Thanks
Haider
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top