Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] Limited hierarchical ouput [ HSPICE ]

Status
Not open for further replies.

Adrian_D1

Newbie
Joined
Jan 27, 2023
Messages
3
Helped
0
Reputation
0
Reaction score
2
Trophy points
3
Activity points
16
Dear All,

I want to limit the output of my simulation. Now all nodes and many subcircuit level nodes are
saved in <ckt>.out.tr0 I like to have only a few hierarchical levels in the output. Probing a few nodes doesn't give the required result. Does anyone have an example?

I use this now:

Code:
** Analysis
.probe  v(bg) v(fail) v(testnr)
.measure tran max_fail max v(fail)
.tran 1u 140ms
.end


Thanks a lot.
--- Updated ---

Additional information, the simulator is H-Spice
 
Last edited by a moderator:

Hello All,

I found the solution, I had to add the line: .option PROBE to my source file. This works together with the
.probe statement in the Analysis section. This question can be closed.

Best regards,


Code:
. option PROBE

** Testbench setup
.include "tb_bandgap.hsp"
.hdl "checker/bg_checker.va"

** Analysis
.probe  v(bg) v(fail) v(testnr)
.measure tran max_fail max v(fail)
.tran 1u 140ms
.end
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top