Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Lib creation for Clock Mesh based cells

chandara313

Newbie
Joined
Feb 5, 2024
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
49
How to resolve timing for the clock mesh based clk tree as a whole. Can we just create a single lib from the clock source to the mesh network shorted connection? or can we do custom lib for each buffers. But I'm afraid this will affect the skew number.
Any input in this matter is welcomed.
Thanks in Advance.
 
I have no idea what you are trying to do. what does it mean to create a lib for a clock source? to create a liberty file?
 

LaTeX Commands Quick-Menu:

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top