Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] lec only fail 1030 dff ad bbox 9

Status
Not open for further replies.
M

mepriyasingh

Member level 2
Joined
Sep 20, 2015
Messages
42
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
255
lec fail only 1030 dff and 9 bbox ..

please can any body help me..
 

during synthesis netlist compile convert dff to 625 dlat .and in ,lec l am using set_flatten -gated_clock, but all latch are unmapped points.

i am not able to understand why?
and which modelling i need to use.
please some body explain
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top