Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

leakage currents in cmos inverter.

Status
Not open for further replies.

strangesiva

Newbie level 6
Joined
Feb 12, 2012
Messages
14
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,374
Hi ,
Can you please exlain me where the reverse biased diode leakage occurs and please give me an explanation about the path of the reverse current ,as to how it flows and when the leakage stops . And similarly please explain me about sub treshold leakage current too
 

Reverse bias diode are source-bulk and drain-bulk. There is some current flows through channel even if Vgs <Vt, called subthreshold current. Where it flows, check Fig3 in below PDF.
**broken link removed**
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top