Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

leading edge vs trailing edge

Status
Not open for further replies.

reyge

Member level 4
Joined
Jan 23, 2007
Messages
75
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,288
Activity points
1,828
leading edge vs trailing

What is the leading edge and trailing edge of the clock?

Thanks!
 

ei thanks.. but i have already looked at it.

....... ____..........____
.......|........|........|
.___|........|____|
......a.......b.......c


Assuming that the straight lines represent the clock, which is the leading edge? a , b, or c?
how about the trailing edge?
 

You should say positive edge (a,c) and negative edge (b)
 

Generally Transition fro low to high (a, c) is called leading edge and transition from high to low (b) is called trailing edge. I am not aware of any exception to this rule though.
 

according to wikipedia ...

"The terms front edge or leading edge, and back edge or trailing edge describe the related position of edges in a clock cycle. A leading edge can be a falling edge."
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top