LDPC decoder architecture

[muralinelavalli]

hi
i need an efficient LDPC decoder architecture to model in an verilog
can any explain about bp algorithm in ldpc decoding
and how to generate H matrix


thanks in advance

 

[aladin2007]

good example in error control coding

 

[amin14480]

hello
you can see a labview implementation