Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

LDO output capacitor

viviadam

Newbie
Joined
Aug 8, 2017
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
40
Why do we add a capacitor at the LDO output if the LDO output is going to have a huge parasitic capacitance since it is going to be the power net of several blocks?
So should we just add this estimated parasitic capacitance during simulations and stabilize the loop? Is it necessary to make another Load cap at the LDO output?
 

KlausST

Super Moderator
Staff member
Joined
Apr 17, 2014
Messages
17,842
Helped
4,011
Reputation
8,022
Reaction score
3,908
Trophy points
113
Activity points
117,994
Hi,

Is this for IC (inside) design?

Klaus
 

dick_freebird

Advanced Member level 5
Joined
Mar 4, 2008
Messages
6,853
Helped
2,011
Reputation
4,026
Reaction score
1,846
Trophy points
1,393
Location
USA
Activity points
54,912
It's all about the "If".

Decoupling at the point of consumption may
be too remote, inductive/resistive-degenerated,
to stabilize the LDO. Many LDOs are more stable
with low quality caps than near-zero-ESR but
that falls apart at some point. It's even less likely
that one "client"'s decoupling can provide the
step-load current to meet load-step regulation
at another remote location.

Designers aren't going to model a complex PDN
in the course of design; if you're lucky the output
cap impact on stability is characterized and
component C, ESL, ESR bounds provided for board
design.
 

Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top