gevy
Full Member level 6

1. What is layout rules to design power switching NMOS and PMOS transistors on chip, if its currents are more than one ampere?
2. What is noise isolation methods of control circuit from power transistors?
2. What is noise isolation methods of control circuit from power transistors?