Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Layout from Verilog code in Cadence

Status
Not open for further replies.

Eminent.Engineer

Member level 3
Joined
Oct 8, 2012
Messages
54
Helped
10
Reputation
20
Reaction score
10
Trophy points
1,288
Activity points
1,630
Hi
I have designed my system in Verilog HDL. Can I design Layout in Cadence from verilog code ? If yes then kindly mention steps involved too.
if any related reading material is available then kindly post the links that will be really helpful.

Thanks to all.
 

Are you saying that you want to directly generate a design layout from a verilog code? To my knowledge, there is no tool can do that. But if it is not directly, then you just have to follow normal design flow from RTL synthesis, place and route, stream-in into virtuoso to have the design layout.

Thanks.
 
Are you saying that you want to directly generate a design layout from a verilog code? To my knowledge, there is no tool can do that. But if it is not directly, then you just have to follow normal design flow from RTL synthesis, place and route, stream-in into virtuoso to have the design layout.

Thanks.

hi

1)Synthesis the verilog code using RTL compiler or Design compiler
2)Take the synthesised netlist into the Encounter for Back end design

you can use the text book 'Physical design Essentials' for back end designing

Thanks
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top