Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

layout dummy transistors

Status
Not open for further replies.

dac5bits

Banned
Joined
May 17, 2008
Messages
35
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
0
Background:

in layouts I have seen, usually dummy transistors are used when the source is connected to vdd or vss (PMOS or NMOS respectively). no body effect to worry about.

Question:

can you use dummy transistors when the PMOS source is connected to the well to remove the body effect (standard CMOS n-well process)?

if so are there any issues here?
 

fredflinstone

Member level 4
Joined
May 20, 2005
Messages
71
Helped
22
Reputation
44
Reaction score
5
Trophy points
1,288
Location
Bangalore, India
Activity points
1,745
yes u can use ... as far as i know there is no issues on having dummy transistors for PMOS/NMOS irrespective of their backgate connection.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top