Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Latch Timing requirements

Status
Not open for further replies.
Hi Waqas_MicroSolutions,
Can you define setup & hold time for a latch? Which clock edge you check for the setup?
 

Hi Kumar,

Yes a latch has setup and hold timing requirements similar to a flip flop....But in latch based designs we usually use two phase clocks so that we can make use of the time borrowing concept..so the checks will be done as




cheers,
 

Hi Pavan & birdy, Thanks alot. I'll look into the page & get back to you if I've any doubt.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top