Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Connect the Q of one latch to the D of the other.
And connect the gates of the latches to inverted clocks of each other. Depending on where you place the inverter and the assertion levels of latches, you have either a positive or negative edge triggered flop
we can make latch using only MUX, then why we would use FF for that.
if we apply enable to the selection line of MUX and input data to the one input of MUX and in 2nd input of MUX give the feedback from output of MUX.
it will works as a LATCH...