Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Latch circuit, positive feedback

Status
Not open for further replies.

020170

Full Member level 4
Joined
Jan 31, 2005
Messages
231
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,298
Activity points
2,221
positive feedback latch

next picture is an example Latch circuit.

**broken link removed**

I know this circuit what is called that "Latch circuit".

but it is not simple. in last week, someone told me that this circuit had negative impedance. and then amp's Gain is unlimited.

I heard that negative impedance. but I don't understand exaclty.

why does call that nagative impedance circuit?

and this circuit had property that bandwidth growth and positive feedback. but I don't understand exaclty.

someone who can tell me in detail.

thanks.
 

latch circuit

All flip flop circuits have positive feedback in the linear region. This allows the signal level to grow until it hits the power or ground levels.
 

latch positive feedback

Could you tell me more information about positive feedback and negative impedance? I don't understand yet exactly. is there any book dealt with positive feedback and negative impedance in detail?
 

small signal model latch

You need to go to the library and look at a transistor logic circuit textbook old enough to be from the pre-IC days.
 

ic latching circuits

check this
 

    020170

    Points: 2
    Helpful Answer Positive Rating
svenson latch positive feedback

If the NMOS differential transistors had a load constituted by two PMOS transistors connected has diodes (gate connected to the drain), then the output impedance would be 1/gmp (gmp-> transconductance of the PMOS transistors).

When the PMOS transistors have their gates cross-connected, the output impedance is -1/gmp. To prove this you just have to analyze the small signal model of this circuit.
 

    020170

    Points: 2
    Helpful Answer Positive Rating
call latch circuit

Simply use the simplest model to take place th top cross-coupled pmos transistors, add a reference voltage source and then you can solve the equation to find the current flow back to voltage source's plus end.
 

simple latch circuit

Hi, 020170,
Actually, there is no real "negative resistor". But some circuits have "negative resistance" property.
The general equation I=V/R means any increase of voltage (referred to the other point, e.g. ground) at one node can lead to increase of current in the direction from that node to ground. But in some cases the increase of current is in the direction from ground to that node. That is the "negative resistance".
Then above equation becomes I=V/(-R).
In your circuit, when Q2 gate voltage rises, its drain voltage also rises. But current of Q3 increases in the direction from power to Q2's drain. So, at that node we can see negative resistance.
Intuitively understanding, when voltage rise positive resistance "pull charge off" that node (fight the effect of voltage rise, negative feedback) while negative resistance "push charge into" that node ( boost the effect of voltage rise, positive feedback). So, negative resistance is always linked to positive feedback.
 

positive feedback comparator latch

it means when voltage increase, current reduces
 

positive feedback analysis in latch

montage3000 said:
it means when voltage increase, current reduces

Yes. But we should take this "increase" or "reduce" into consideration with symbol of minus and plus. For example, "+2mA" is reduced to "-5mA". The + and - can be defined as into or out of one node.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top