Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Laplace implementation in VerilogA

Status
Not open for further replies.

chahid

Newbie level 4
Joined
Nov 6, 2010
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,326
hello,

I want two implement a filter in s-domaine in veriloga, for example ( (s-1)/(s-2) )*exp(-s*Tau). I Know how to do it
with zero/pelo but my problem is the delay element exp(-s*Tau). Thanks very much for your help.

Chahid
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top