Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Jitter problem in switching converter

Status
Not open for further replies.

bicave

Full Member level 1
Joined
Jun 19, 2006
Messages
97
Helped
4
Reputation
8
Reaction score
2
Trophy points
1,288
Activity points
1,910
In switching converter we often met jitter, which things make jitter? do you have any paper or material regarding this.

Thanks
 

Jitter problem

many stuff make jitter
in A/D clock generation unit contribute the apture error, use dll to alleviate.
 

Jitter problem

It is usually caused by noise. You must optimize noise in your circuit. Some sensitive circuits like EA must be carefully isolated from switching noise.
 

Re: Jitter problem

THIS IS A GOOD PAPERS ON JITTER OF RING OSCILLATOR
 

Re: Jitter problem

THIS IS A GOOD PAPERS ON JITTER OF RING OSCILLATOR
 

Re: Jitter problem

Phase noise and jitter are different ways of quantifying the same phenomenon. In the ideal world, the duration of a perfectly pulsed signal at a certain frequency level – 1 MHz, for instance – would be exactly 1 μs, with an alternating edge every 500 ns. Such a signal, unfortunately, does not exist. As shown in Figure 1, there are bound to be variations in the length of the period, which causes uncertainty about when the next edge of the signal will occur. This uncertainty is phase noise or jitter.
 

Re: Jitter problem

In brief jitter can be considered as the noise in the time domain,and lots of non idea conditions such as noisy power supply,clcok feefthrough,substrate coupling...

For better understanding you can refer to some application notes form ADI,Angilent,Tektronix,TI...
 

Jitter problem

One of the reasonsfor jitter is the bandwidth of the device is not enough to support the signal speed.
 

Jitter problem

jitter is time domain of phase noise
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top