Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
It is usually caused by noise. You must optimize noise in your circuit. Some sensitive circuits like EA must be carefully isolated from switching noise.
Phase noise and jitter are different ways of quantifying the same phenomenon. In the ideal world, the duration of a perfectly pulsed signal at a certain frequency level – 1 MHz, for instance – would be exactly 1 μs, with an alternating edge every 500 ns. Such a signal, unfortunately, does not exist. As shown in Figure 1, there are bound to be variations in the length of the period, which causes uncertainty about when the next edge of the signal will occur. This uncertainty is phase noise or jitter.
In brief jitter can be considered as the noise in the time domain,and lots of non idea conditions such as noisy power supply,clcok feefthrough,substrate coupling...
For better understanding you can refer to some application notes form ADI,Angilent,Tektronix,TI...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.