Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
A JFET operates by shutting off an already formed channel between source and drain in the transistor, unlike a MOSFET where the gate voltage creates a channel between source and drain.
I think you mean vds less than vgs-vp. The drain to source in a JFET without a gate applied is like a resistor. The gate is, for instance in a n type JFET, a p diffusion. A reverse bias on the p-type gate to the n-type channel creates a depletion region along the junction. With enough voltage, the depletion region can grow and totally pinch off the channel from source to drain.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
