Non AMP

JANE Neuron Emulator Project

Thread starter hasitri
Start date Sep 23, 2007

Status: Not open for further replies.

Sep 23, 2007

#1

H

hasitri

Junior Member level 1

JANE
VLSI design final Project
Suresh kumar Devanathan
(C) Rutgers University

Sep 24, 2007

#2

I

Iouri

Advanced Member level 2

what is it?

Sep 24, 2007

#3

H

hasitri

Junior Member level 1

its neural network emulator's VHDL code

Status: Not open for further replies.

Similar threads

M
Looking for a communication project based on FPGA and PC and W5300
- Started by MLSD
- Aug 23, 2023
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
B
Looking for a free project kit emulator
- Started by BrownBear1968
- Jul 12, 2020
- Replies: 9
PLD, SPLD, GAL, CPLD, FPGA Design
FPGA project where clock for it is external signal - what rules for designing?
- Started by FlyingDutch
- Apr 12, 2022
- Replies: 6
PLD, SPLD, GAL, CPLD, FPGA Design
C
Simulation code for project with Aurora 8b10b in Vivado.
- Started by Cesar0182
- Aug 4, 2021
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
J
Low cost SOCs recommendation for a new project?
- Started by juanMco
- Dec 18, 2020
- Replies: 12
PLD, SPLD, GAL, CPLD, FPGA Design