Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Issues to be taken care during clock changes

Status
Not open for further replies.

kalyansumankv

Member level 1
Joined
Dec 30, 2005
Messages
41
Helped
7
Reputation
14
Reaction score
2
Trophy points
1,288
Activity points
1,540
Dear Friends,

Here i have some issues, hope i can find a helping hand in the eda board,
can some one let me know regarding the timing issues to be taken care when the data is changing the clock domain, like when the data is moving from a clock domain of 40Khz to 80Khz kind of thing.
 

Dear Laksman,
Thanks a lot for your reply,
i actually implemented two-flop synchronizer to solve this issue in my case,
hope this solve the problem,if the problem still persists i will get back to you again,
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top