Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Issues concerning synthesis library usage

Status
Not open for further replies.

siva_7517

Full Member level 2
Joined
Jan 16, 2006
Messages
138
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
2,401
synthesis library usage

hi all,

Must i include four file library in synthesis process (cadence physical knowledgeable synthesis):

a) .alf
b) .tlf
c) .lef
d) .sym

I am using third party vendor as my library which are Artisan. This library is using .edif file. So i have convert the file to .sym for compartability with buildgates software.

siva
 

synthesis library usage

If you have Artisan libraries, you can just load the Synopsys .lib libraries (i.e. sc/synopsys/slow.lib) into PKS using the read_dotlib command.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top