Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

issue with generated clocks in encounter

Status
Not open for further replies.

shelkerahul

Member level 4
Joined
Feb 8, 2005
Messages
79
Helped
10
Reputation
20
Reaction score
7
Trophy points
1,288
Location
Bangalore
Activity points
581
Hi All,

I am trying clock tree synthesis in first encounter. My design has few generated clocks. I have created clock tree specification file, but my generated clocks are missing in clock tree specification file. Now the problem is how to build clock tree for generated clocks


Thanks


Rahul
 

Hi ,


You have to update your CTS config file including clk generation points .
or Add create clk on generate clk points with specific source clk latency .


Thanks & Regards
yln
 

Hi yln2k2,

Thanks for reply, but this is last option to edit clock specification file to add these generated clock manually. Is there any option that when i say "generate clock spec file" tool should generate it automatically?


Thank you
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top