Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

issue about ucf file generated by Synplify

Status
Not open for further replies.

hfly47

Junior Member level 2
Joined
Nov 27, 2009
Messages
22
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,415
Hi,

I just met a strange issue that the multicycle constarints as below I set in SDC file were commented by Synplify tool in the generated ucf file .

define_multicycle_path -start -from {i:FPGA2.reg1} {2}

I don't know why they were commented. The ucf file just give a comment "# Unused constraints (intentionally commented out)"...
Anybody can help?

Thanks~
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top