Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

ISE Resource Optimization

Status
Not open for further replies.

fahadislam2006

Member level 2
Joined
Jan 9, 2006
Messages
51
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Location
Pakistan
Activity points
1,832
Hi,
I have a simple design and want to optimize it (first preference is area and then speed). so how can ISE help me to find Critical Path in my Design and to resolve them (by setting which constraints). Also guide about Verilog tricks to optimize code.

Also I have microblaze based system (EDK project) as subpart of my design which is taking huge part of my Device. So can I optimize it also?
 

hi,

Floor planner in ISE can help.

For EDK part you can open .ngc (in implementation folder) in Floor Planner and choose a smaller place in FPGA for different modules and test if better choice is available for area.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top