Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

ISCAS'89 Benchmark --verilog files required

Status
Not open for further replies.

usha.mehta

Newbie level 4
Joined
Feb 10, 2009
Messages
6
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,283
Activity points
1,326
iscas 89

We need to generate test patterns using Mentor Graphics DFTAdvisor and Flex Test....but b4 dat we need verilog files to get synthesised netlist ....

Kindly send them on the below given e-mail id

Thanking in anticipation

Usha.S.Mehta
Research Scholar(Testing & Verification of VLSI Design)
usha.mehta@nirmauni.ac.in
 

tariq786

Advanced Member level 2
Joined
Feb 24, 2004
Messages
562
Helped
67
Reputation
134
Reaction score
52
Trophy points
1,308
Location
USA
Activity points
3,043
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top