Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Is this can be used as a floating forward biased diode ?

Status
Not open for further replies.

leonken

Full Member level 3
Joined
Jun 12, 2004
Messages
178
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
1,469
I found a floating varactor in cmos technology from Razavi's paper in 1999.
Is this floating varactor can be used as a floating forward biased diode in CMOS process without a latch-up problem?
Thank you!
 

alexbsb

Newbie level 1
Joined
Jan 16, 2006
Messages
0
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,280
Activity points
1,294
mybe is ok,but the doide is p+&n-well,not the p+&n+.
 

993066935

Newbie level 4
Joined
Jan 26, 2006
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,322
I think they use the n-well process as the epita-layer, so this P+ N+ may work. :D
 

leonken

Full Member level 3
Joined
Jun 12, 2004
Messages
178
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
1,469
993066935 said:
I think they use the n-well process as the epita-layer, so this P+ N+ may work. :D

Can you explain it more detail, or give me some documents? thank you!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top