Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Is there anyway to dump as waveform while simulation with systemverilog?

Status
Not open for further replies.
U

u24c02

Advanced Member level 1
Joined
May 8, 2012
Messages
404
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,298
Activity points
4,101
Hi.
I'm trying to implement with systemverilog on uvm.
Is there anyway to dump while simulation with systemverilog?
 

If you mean dumping the class based testbench object data in addition to the standard design signals, most tools support this with additional options. Read the User Manual for the tool you are simulating with.
 

Thanks
I wondering about What if I use it with UVM then can I dump with them?l not just systemverilog?

As I know they are dynamic not stactic. So UVM can't do dump.
 

I don't understand your question.

If you are using Questa, you can dump data generated by a UVM testbench into a waveform display.
 

Got it thanks dave59
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top