Is there any way foer conditional compilation in VHDL?

Status
Not open for further replies.

pankaj

Member level 3
Joined
Jun 6, 2001
Messages
60
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
328
Conditional compilation

Hello,

Is there any way foer conditional compilation in VHDL?

Pankaj
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…