Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
To correct the duty cycle of a 5GHz clock, I come up with the attached circuit.
For 5GHz clock, R=10K and C=100fF.
It works almost perfect according to simulation. But I just kind of worried, is there any issue associate with this scheme I have ignored?