Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I am not sure any delay model is a synthesizable construct as delays depend on target technology for synthesis - delays are usually used for modelling real-world circuitry in testbenches.
No delays are not synthesisable. They are generally used in test benches to replicate the actual hardware delays in the device and check the performance and functionality opf your logic.
No any of the delay models is not synthesizable.
On actual hardware it is very difficult to meet a requirement of exact delay.
i.e. when you give after 2 ns clause it is very difficult to make a component with delay exactly of 2 ns.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
