Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
practically we cant reduce any delay to zero.... delay will exist... hence we try to make skew "equal" (or same) rather than "zero"......now with this optimization all flops get the clock edge with same delay relative to each other.... so virtually we can say they are having "zero skew " or skew is "balanced".
well, Theorotically yes, it is possible to get design with zero skew. and practically can't say, yes and no both. lets consider that we can not reduce path delay, but we can intentionaly add delay to some path in order to get zero skew, depents how accurately u r modeling the RC component in path.
Also, the path delay can be reduced, as it is not only depends on track/ wire length but also on its width and thickness.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
