Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

is it difference between non-blocking and blocking in vhdl

Status
Not open for further replies.

taoshen

Junior Member level 1
Joined
Mar 11, 2004
Messages
15
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
130
example

====================

signal var, v;

variable branch;
...

branch := '0';

var(31 downto 0) <= v(31 downto 0) ;

=====================

There express the meaning of blocking or non-blocking ?
 

Re: is it difference between non-blocking and blocking in vh

We can consider variable assignment (the left-hand side variable gets the right-hand value immediately) as a blocking assignment. And the signal assignment as a non-blocking assignment (the left-hand side signal gets the right-hand value after Delta time).

Regards,
KH
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top