Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Did you mean low comparison frequency? If the frequency control is digital there is no difference to a time discrete value continiuous control. The problems are in the detail:
1. Digital control with high resolution is often nonmonotonic or has to use multiple segments.
2. Phase resolution requires to count at very high frequencies. In a analog PLL you get some ps resolution (noise limit)
Try to calculate the noise performance of your complete digital ADPLL. Then you know how many bits you need there.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.