Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Is 50% duty cycle important for PLL design?

Status
Not open for further replies.

vijaykarnam

Junior Member level 1
Joined
Jul 26, 2007
Messages
16
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,361
Hi all,

I am designing a pll. in that, as u all know, in feedback loop divide by N counter is required. For that 50% duty cycle is important or not? and why?

thanks
Vijay:D
 

Re: Regarding Pll

I think it is not important, for PFD only compares the phase of the input ,so the duty cycle is not of concern.
 

Regarding Pll

the comparision is on the basis of leading edges of the reference fre and the feedbach(Div ) fre

hence duty cycle readlly does not matter

the slope or the transient time is important instead of duty cycle

hope got it
 

Regarding Pll

yeah the PFD is sensitive to the phase of the inputs

khouly
 

Regarding Pll

Pfd compares wrt to the rising edges of the inputs so the duty cycle is not important
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top