Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Interview question for Coverage Driven Verification

Status
Not open for further replies.

kamalkundu

Junior Member level 2
Joined
Sep 11, 2007
Messages
20
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,406
coverage driven verification

Hello everybody,

Yesterday I was interviewed @Intel. I got a question which I could not explain. Please help me with that :

Given a 256-input NAND gate how many test cases are required to verify it and how much coverage it will give ? Do we need to run all 2^256 cases to get 100% coverage.
 

verification interview question

We need 256+1 testcase:
256 tests contain only one "zero"
1 test contains all "ones"
 

Thank you very much for response. I understand that you are giving almost complete exercise to the design but can you tell me that what would be coverage ? and how would we get satisfied that the verification is done.
 

verify the dut all conbination , that is the coverage! furthermore, coverage have many type!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top