Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

interview qstn on comb ckt to remove less time pulse

Status
Not open for further replies.

Guru59

Full Member level 4
Joined
Jul 10, 2006
Messages
217
Helped
7
Reputation
14
Reaction score
3
Trophy points
1,298
Activity points
2,812
hello all,i faced an interview yesterday and was stuck with one particular question of digital design.
the question is as design a Combinational logic which takes a train of pulses with different pulse width (1ns - 5ns) and produces pulses of only 5ns as output.it should discard pulse widths less than 5ns.
help appreciated.

i have attached a reference figure

 

tdminion

Member level 1
Joined
Dec 6, 2006
Messages
40
Helped
4
Reputation
8
Reaction score
4
Trophy points
1,288
Location
hell
Activity points
1,511
not combinational.....synchronous.
 

Guru59

Full Member level 4
Joined
Jul 10, 2006
Messages
217
Helped
7
Reputation
14
Reaction score
3
Trophy points
1,298
Activity points
2,812
No...the interviewers were keen to know a synthesizable combinatinal DUT
 

denki23

Junior Member level 3
Joined
Sep 16, 2008
Messages
25
Helped
7
Reputation
14
Reaction score
2
Trophy points
1,283
Activity points
1,426
can we use an RS latch?
 

senthilos

Newbie level 6
Joined
Feb 25, 2010
Messages
12
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Location
Raleigh, NC, USA
Activity points
1,360
I believe you can build a comb logic to monitor the input every 1ns and have a counter running. If for 5 consecutive sampling if the input is sensed as HIGH then the output should be driven HIGH for 5ns and reset the counter. Otherwise the output should be driven LOW and reset the counter.

Obviously the method I described above has a delay of 5ns from input to output as the system built is a causal system(i.e. input has to be observed completely before the output is driven. We can't make any assumption about the input in real time.)

Any objections or good ideas?
 

Guru59

Full Member level 4
Joined
Jul 10, 2006
Messages
217
Helped
7
Reputation
14
Reaction score
3
Trophy points
1,298
Activity points
2,812
well i said combinational circuit...
how can counter be a combinational.....?
 

shitansh

Full Member level 5
Joined
Jan 6, 2009
Messages
296
Helped
50
Reputation
98
Reaction score
28
Trophy points
1,308
Location
India-Gujarat
Activity points
3,019
Two latches, 1st latch has input data and enable is clock of 5ns, 2nd latch has input from out put of 1st latch and enable is inverted clock of 5ns.
see below figures



HTH
 

denki23

Junior Member level 3
Joined
Sep 16, 2008
Messages
25
Helped
7
Reputation
14
Reaction score
2
Trophy points
1,283
Activity points
1,426
shitansh, the question required a combinational circuit.
 

glb

Newbie level 6
Joined
Jan 9, 2010
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,353
Rely on gate capacitance to do RC filtering?
 

denki23

Junior Member level 3
Joined
Sep 16, 2008
Messages
25
Helped
7
Reputation
14
Reaction score
2
Trophy points
1,283
Activity points
1,426
i think a generally accepted definition of combinational logic is logic that doesn't maintain state, so a latch wouldn't count.
 

glb

Newbie level 6
Joined
Jan 9, 2010
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,353
Be interested to know the answer...if there is one...

It would have to rely on combo delay, which would be very PVT sensitive would it not? I'm sure you could come up with a pulse-rejection cct, but how accurate to 5 ns it would be I don't know.

Unless it's a trick question where they want you to explain why such a cct would not be that reliable or accurate.
 

sunilbudumuru

Full Member level 2
Joined
Oct 8, 2008
Messages
123
Helped
41
Reputation
82
Reaction score
17
Trophy points
1,298
Location
Hyderabad
Activity points
2,219
hi friends,

how abt the following combo ckt...?
very optimistic solution....



its a thought but need some development and discussion on this.

Sunil Budumuru
 

dcreddy1980

Full Member level 5
Joined
Dec 3, 2004
Messages
243
Helped
46
Reputation
92
Reaction score
21
Trophy points
1,298
Location
Munich, Germany
Activity points
1,532
May be this circuit also gives the required solution. I have attached the picture.

Comment are welcome
 

jitendravlsi

Full Member level 2
Joined
Jul 21, 2008
Messages
134
Helped
8
Reputation
16
Reaction score
5
Trophy points
1,298
Activity points
2,151
Dear Reddy,

are these ( 1ns, 2ns, 3ns, 4ns, 5ns ) delay buffers or something else?


Dear Sunil,
Your solution has one drawback:
We can give a pulse of max 5ns but here you are giving a pulse of 6 ns to get output pulse of 5 ns.

can we play with number of levels(delay buffers and AND gates) to get proper output?

your approach is very good, but it need some modification.


thanks & regards
jit
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top