Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Interrupt latency and interrupt response in uc/os

Status
Not open for further replies.

jason_bill

Junior Member level 2
Junior Member level 2
Joined
Sep 25, 2013
Messages
20
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
152
Hi there

I can't understand relation between interrupt latency and interrupt response!

In uc/os manual it's mentioned that interrupt latency = max(interrupt disable time)
and interrupt response = interrupt latency + ... !

If interrupt response means that the time that takes from an interrupt occurred to start its ISR, during that handler is in ISR whether interrupt disable or not, that ISR handled in a same time, so interrupt response is the same for any interrupt latency, isn't it?

Would you explain to me? i can't understand this relationship!

Thanks.
jason
 

Interrupt response is that the amount of time to come out of actual operation to ISR. Interrupt latency is amount of time taken by OS in servicing the interrupt..
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top