Instantiating a verilog model in VHDL, how to deal with para

[kel8157]

meters?

Let's say I wish to instantiate a RAM verilog model, which uses a init file in the parameter..

How do I change this filename in my VHDL file?

I use ncsim 8+..