I know how to simulate the input common mode range of the amplifier by connecting it as a buffer and sweeping the input and monitoring the output voltage, the input common mode range will be then defined by the linear region from the output graph.
Now I am designing fully differential amplifier but I am not sure how to simulate the Input common mode range of it,
how about sweeping Vin from 0 to Vdd and monitor the drain currents of the input transistors, M1 and M2? we should expect that at Vin,cm=Vgs1,2+Vdsat3, Id1,2=Id3/2 which marks the lower vin,cm limit.
at node X, Vx= Vdd-vsd = vdd-vsg+|Vthp|
for M1/M2 to stay in saturation Vin,cm<Vx+Vthn or Vin,cm<Vdd-Vsg+|vthp|+Vthn.
upper limit of Vcommon mode input can actually reach Vdd.
The same is true for PMOS inputs where Vin,cm for PMOS inputs can reach ground.
edit
I think to verify this in simulations the transconductance of M1/M2 can be monitored, since at triode
region gm deteriorates.