cherjier
Member level 5
input delay fpga
Hi all,
example i have 2 fpga on a single PCB board. fpga1 and fpga2 will communicate to each other. a signal will output from fpga 1 to fpga 2. so the output from fpga1 will actually have internal routing delay+ the board level routing delay, so how aftually we specified the expected input delay for fpga 2? does this information can ge get from the xilinx PAR report? or trace report?
any document regarding to this issue?
thank you very much
Hi all,
example i have 2 fpga on a single PCB board. fpga1 and fpga2 will communicate to each other. a signal will output from fpga 1 to fpga 2. so the output from fpga1 will actually have internal routing delay+ the board level routing delay, so how aftually we specified the expected input delay for fpga 2? does this information can ge get from the xilinx PAR report? or trace report?
any document regarding to this issue?
thank you very much