Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

INL/DNL Simulation in Cadence of ADC and DAC

Puppet123

Full Member level 6
Joined
Apr 26, 2017
Messages
341
Helped
21
Reputation
42
Reaction score
17
Trophy points
18
Activity points
2,960
All these years that edaboard has existed and still no one has provided help or guidance on how to simulate INL and DNL in the Cadence Spectre/Virtuoso environment.

Just people responding to messages like these telling people "it is easy" or "they are not smart enough" to figure it out.

Hopefully someone will respond and actually provide guidance.

Why is it so difficult ?
 

Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top