Non AMP

Initial is not synthesizable.. why?..

Thread starter kumar_eee
Start date Jan 3, 2006

Status: Not open for further replies.

Jan 27, 2006

#21

samcheetah

Advanced Member level 2

well then does altium provide nice calibrated delays???

Jan 27, 2006

#22

I

IBNobody

Junior Member level 1

You mean Altera and not Altium, right Sam?

They don't support #delay either.

- Nobody

Jan 27, 2006

#23

samcheetah

Advanced Member level 2

sorry, i meant altera. thanx for the correction IBNobody

Status: Not open for further replies.

Similar threads

B
Port is not connected when using top module
- Started by Boris.b
- Jan 22, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
[SOLVED] Why initialize large array in Verilog is not successfully
- Started by stackprogramer
- Oct 13, 2022
- Replies: 14
PLD, SPLD, GAL, CPLD, FPGA Design
M
Why is this Verilog Code not working as expected?!
- Started by Mario875
- Oct 9, 2022
- Replies: 10
PLD, SPLD, GAL, CPLD, FPGA Design
B
System Management Wizard 1.3 for Zynq Ultrascale+ Over Temperature (OT) not working as intended
- Started by Beginner_in_FPGA
- May 6, 2024
- Replies: 4
PLD, SPLD, GAL, CPLD, FPGA Design
A
Why wont Quartus Prime detect my FPGA?
- Started by AstarothJx
- Oct 14, 2023
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design