Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Its an RISC processor( upto 64 bit) developed by ARM, Almost all SOC's and other wireless related projects are using ARM processor because of its flexibility and other resource materials from ARM, U can check the ARM site for all the good documentation, and even there is a book related to ARM's SOC architecture in EDA board.
ARM stands for Advanced RISC Machine. It is frequently used in embedded system, SOC.
ARM has high performance with low power consumption. And also has Thumb instructions to achieve high code density.
ARM is good.
The most notable features of the ARM instruction set are:
• The load-store architecture;
• 3-address data processing instructions (that is, the two source operand registers
and the result register are all independently specified);
• conditional execution of every instruction;
• the inclusion of very powerful load and store multiple register instructions;
• the ability to perform a general shift operation and a general ALU operation in a
single instruction that executes in a single clock cycle;
• open instruction set extension through the coprocessor instruction set, including
adding new registers and data types to the programmer's model;
• a very dense 16-bit compressed representation of the instruction set in the Thumb
To those readers familiar with modern RISC instruction sets, the ARM instruction
set may appear to have rather more formats than other commercial RISC processors.
While this is certainly the case and it does lead to more complex instruction decoding,
it also leads to higher code density. For the small embedded systems that most ARM
processors are used in, this code density advantage outweighs the small performance
penalty incurred by the decode complexity. Thumb code extends this advantage to
give ARM better code density than most CISC processors