Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

'include command reporting error in modelsim

Status
Not open for further replies.

BIBINPAUL

Newbie level 2
Joined
Jan 18, 2010
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,298
I want the compiler to copy the file "check.v" into my current file for easiness ,but modelsim is reporting an error.when i simply copy the check.v into the current file ,the error get removed ,but still 'include command not working.....i had included both files in my project(check.v and my current file ).
The code is"

`include "check.v"
<verilog code for current file>


please help...
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top