In VHDL,can we use a "real" in entity port list..

[nick123]

---

Code VHDL - [expand]
1
2
3
4
5
6
7
8
9
entity MY_PROG is 
port( 
Real : in std_logic_vector (31 downto 0); 
Imag : in std_logic_vector (31 downto 0); 
Realo : out std_logic_vector (31 downto 0); 
Imago : out std_logic_vector (31 downto 0); 
clk, Request: in std_logic; 
); 
end MY_PROG ;

---

Is this valid to use "real" as a input port list in the entity as its predefined in vhdl.

 

[shaiko]

No. You said it yourself. "real" is a reserved word in VHDL.

 

[FvM]

VHDL reserved words are listed in the LRM. "real" isn't a reserved word. As long as you don't use the predefined real type in your design entity, you can probably use the name for other other objects, e.g. a port name. But why should you? It causes confusion, starting with the syntax highlighter.

Somehow a useless discussion.

 

[nick123]

No. You said it yourself. "real" is a reserved word in VHDL.

thank you for your reply sir but FvM in the next comment said we can use it.., i think he's right.

-------------------

Thank you so much Sir for you reply..just out of curiosity i asked this "useless" question, but i get to know and learn something i didn't knew before and that's how it became useful for me..thank you again.

VHDL reserved words are listed in the LRM. "real" isn't a reserved word. As long as you don't use the predefined real type in your design entity, you can probably use the name for other other objects, e.g. a port name. But why should you? It causes confusion, starting with the syntax highlighter.

Somehow a useless discussion.