Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] in verilog/systemverilog does the following task can be used...

Thread starter hpb
Start date Oct 11, 2012

Status: Not open for further replies.

Oct 11, 2012

#1

H

hpb

Member level 2

Is it possible to pass an integer to a task as an argument in verilog/system verilog?

Last edited: Oct 11, 2012

Oct 11, 2012

#2

mrflibble

Advanced Member level 5

Certainly.

Status: Not open for further replies.

Similar threads

A
How can I run verilog code with data at a specific time in the past?
- Started by alexis57
- Jan 28, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
M
How to instantiate another vhd file inside testbench, where the testbench is used for opening files
- Started by metamisers
- Jan 6, 2024
- Replies: 6
PLD, SPLD, GAL, CPLD, FPGA Design
M
How do I assign decimal values in verilog?
- Started by mahesh_namboodiri
- Jan 31, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
E
The question for Verilog math question
- Started by EDA_hg81
- Sep 8, 2023
- Replies: 0
PLD, SPLD, GAL, CPLD, FPGA Design
A
Use interface signals as inout in systemverilog
- Started by antlhem
- Apr 1, 2023
- Replies: 0
PLD, SPLD, GAL, CPLD, FPGA Design

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.

Accept Learn more…

Top