Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
firstly, since there is no gate volage channel will not be there so no current will flow and the device will be in cut-off with a -ve substrate(as it is nmos all holes will be attracted by the -ve substrate voltage, and reversed biased pn junction diode so no current flows)
now increasing the subtrate voltage to a +ve side result in a small diode current(drain and substrate form a forward biased pn junction diode) but the transistor will be cutoff.