Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
In a nmos tx initially,if source,gate and substrate are at ground and there is a vds supply.what happens if the substrate is given a +ve or -ve voltage...
When there is vds, and if the body is at -ve, the device will be off since there is no channel between source and drain. When you increase the body bias there will be a small diode current
firstly, since there is no gate volage channel will not be there so no current will flow and the device will be in cut-off with a -ve substrate(as it is nmos all holes will be attracted by the -ve substrate voltage, and reversed biased pn junction diode so no current flows)
now increasing the subtrate voltage to a +ve side result in a small diode current(drain and substrate form a forward biased pn junction diode) but the transistor will be cutoff.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
