Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Implementing MOSCAP in FPGA (or another digital IC)

Status
Not open for further replies.

borabilgic

Newbie level 6
Joined
Sep 4, 2020
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
160
Hi,
Can I implement MOSCAP in an FPGA? I mean can I connect drain and source of a transistor to gnd and gate to another node? It can be another device other than FPGA. Thank you.
 


    borabilgic

    Points: 2
    Helpful Answer Positive Rating
It seems transistor level arrangement is impossible?
 

What's "possible" depends on how much money
you bring.

An FPGA piece-part sitting on the shelf has all of
its routing done, and a "switch matrix" superimposed
to allow a degree of configurability. But this is at
CLB scale, not loose transistors, and putting a logic
sized series switch in between a decoupling cap
and its current loop will degrade any benefit.

But if you came to (say) Xilinx with 2 wheelbarrows
of large unmarked bills, they'd probably let you touch
Metal1 and contact masks.

As a practical matter I'd play with various external
caps first and only consider deeper digging if that
did not pan out (keeping in mind that the "best"
capacitor might be an effective AC shunt, or
a resonant tank element - critically damped
(ESL+PCB_L)*(C+PCB_C) is the power integrity
ticket; what's the (ESR+PCB_R) that makes it so?
 

    borabilgic

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top