Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Implementing GTP wrapper core in xilinx ise using verilog

Status
Not open for further replies.

Advait6M

Newbie level 1
Joined
Dec 23, 2017
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
8
Can anyone please guide me how to implement GTP wrapper core in xilinx ise for aurora single lane transmission using verilog code. I have added .v file to the project after creating the core. But I am unable to add any stimulus
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top